The testability distribution of a VLSI circuit is modeled as a series of step functions over the interval [0, 1] . The model generalizes previous related work on testability. Unlike previous work, however, we include estimates of testability by random vectors. Quadratic programming methods are used to estimate the parameters of the testability distribution from fault coverage data (random and deterministic) on a sample of faults. The estimated testability is then used to predict the random and deterministic fault coverage distributions without the need to employ test generation or fault simulations. The prediction of fault coverage distribution can answer important questions about the "goodness" of a design from a testing point of view. Experimental results are given on the large ISCAS-85 and ISCAS-89 circuits.
INTRODUCTION
he problem of test generation for a VLSI circuit is to find a set of inputs that detect the presence of a desired fraction of modeled faults. The process of finding such a set can be summarized as follows : Create a fault list from the circuit descriptions; initialize the test set to empty. While coverage of test set is less than desired coverage do 1. Select a target fault, f, and generate a test, t, for f using random or deterministic test generation procedures [10] ; add to the test set if needed.
2. Simulate the generated test on the remaining faults [2] and update the fault list by removing faults detected by the generated test
Steps (1) and (2) above dominate the overall costs of the test generation process. Here, the costs are measured in terms of the CPU time and memory space requirements. The simulation costs are nonlinear in the size of the fault list [11] . In a previous paper [1] , the above test generation process was restricted to a sample of faults. By employing a relationship between testability and fault coverage, tests generated on a sample of faults were used to estimate the population coverage without the need to use full fault simulation. Thus, major savings in the overall costs of fault simulation were obtained. Figure 1 shows a flow chart of the process of test generation by fault sampling. The model used in estimating the testability profile is of great importance since the estimated testability is used to predict the population fault coverage and the sample size for pass two (if needed). In previous work the testability profile was modeled as a beta distribution [7] . The For random test generation, the method of obtaining the test vectors is a function of the probability of choosing a zero or a one at each input. We choose a uniform distribution. That is, the probability of applying a zero at any input is the same as the probability of applying a one. From [15] , the random coverage by n vectors is y, 1 f(1 x)"p(x)dx 1 I(n). We call the term I(n) the undetectability profile.
Deterministic test generation is accomplished by employing deterministic test generation procedures. For a given (target) fault, the test procedure selects a test for the fault by searching the input space. Thus, deterministic test vectors are assumed to detect at least one new fault not detected by other previously generated tests. In addition, the deterministic test (generated) is assumed to act as a random vector on the non-target faults. The distribution of the input space is unknown, however. From [15] , the deterministic coverage by n vectors can be found as y, 
In the next section we present a method of estimating these parameters by applying the test generation process to a random sample of faults.
where -> 1. Equation (5) [10] . The number of tests generated were 27 for the $35932 circuit, 103 for the $38417 circuit, and 80 for the $38584 circuit. All remaining undetected faults were identified as redundant or aborted (an aborted fault is a fault for which a test cannot be found within a time limit set on a test generator search time; this time limit is a result of the NP-complete nature of test generation [12] ).
The generated tests were then simulated without fault dropping on a different sample of 1000 faults. For this the deductive fault simulator was used.
(Here, it is important to mention that a sample size of 1000, and not 500, faults was chosen in order to get a better estimate of the detection probabilities; this sample size, however, is still very small relative to the size of the actual fault population, well under 5 % for any of the three circuits). The testability profile parameters were then estimated from the Xi and W counts using the IMSL routine "DQ PROG." The number of parameters chosen for estimating the testability profile were approximately half the number of vectors generated. The number of parameters for the $38417 circuit was 50. The numbers of parameters chosen for the $35932 and $38584 were 20 and 40, respectively. Note that 20 parameters were chosen for the $35932; this was done because the number of vectors generated was small (27 vectors). Table 2 shows the non-zero computed parameters for the three circuits.
The predicted distribution of the deterministic fault coverage was obtained from y, 1 I(n) + Vectors (c) s38584 FIGURE 4 Estimated and actual deterministic coverage distribution.
